



正基科技股份有限公司

SPECIFICATION

PRODUCT NAME : AP12690_M2P

REVISION : 0.2(WEB)

DATE : Oct 6th , 2026

Customer APPROVED	
Company	
Representative Signature	

PREPARED	REVIEW			APPROVED	DCC ISSUE
	PM	QA	ET		

正基科技股份有限公司



AP12690_M2P Data Sheet

Address:

6F.-2, No. 23, Huanke 1st Rd., Zhubei City, Hsinchu County 302047,
Taiwan

<http://www.ampak.com.tw>

Revision

Revision	Date	Description	Revised By
0.1	2026/09/30	Preliminary Release	May
0.2	2026/10/06	Update Voltage and Height Spec	May

Contents

DCC ISSUE	0
Revision	1
1. Introduction	2
1.1 Overview	2
1.2 Product Features	3
2. General Specification	4
2.1 General Specification	4
2.2 DC Characteristics	4
2.2.1 Absolute Maximum Ratings	4
2.2.2 Recommended Operating Rating	5
3. Wi-Fi RF Specification(TBD)	6
3.1 2.4GHz RF Specification(TBD)	6
3.2 5GHz RF Specification(TBD)	8
3.3 6GHz RF Specification(TBD)	15
4. Bluetooth Specification(TBD)	22
5. IEEE 802.15.4 Specification(TBD)	23
6. Pin Definition	24
6.1 Pin Outline	24
6.2 Pin Assignment	25
7. Dimensions	29
7.1 Module Physical Dimensions	29
7.2 RF Coaxial Connector	29
7.3 Socket Dimension	30
7.4 Reference Design	31
8. Host Interface Timing Diagram	32
8.1 Reset and Regulator Control Signals Sequencing	32
8.2 WL_REG_ON and BT_REG_ON De-assertion Durations	34
8.3 Start-Up Sequences	35
8.4 Power-Down Sequence—Dedicated WLAN PCIe Host and BT UART Host	37
8.5 PCIe Interface Description	38
8.6 I2S Interface Description	39
8.7 UART Interface Description	41
9. Package Information	43
9.1 Module Label	43
9.2 Packing	43


1. Introduction

1.1 Overview

The AMPAK Technology® AP12690_M2P is a fully Wi-Fi and Bluetooth functionalities 2230 M.2 card (KEY E) with seamless roaming capabilities and advance security, also it could interact with different vendors' 802.11a/b/g/n/ac/ax/be 2x2 Access Points with MIMO standard and supports with dual stream in 802.11be 160MHz to connect the wireless LAN. Furthermore AP12690_M2P included PCIE interface for Wi-Fi, UART/ PCM interface for Bluetooth

In addition, this compact module is a total solution for a combination of Wi-Fi + BT technologies. The module is specifically developed for tablet, OTT box and portable devices.

AP12690_M2P M.2 Key E card



1.2 Product Features

IEEE 802.11 Key Features

- IEEE Wi-Fi 7 compliant.
- Lead Free design which is compliant with ROHS requirements.
- TX and RX low-density parity check (LDPC) support for improved range and power efficiency.
- Dual-stream spatial multiplexing up to 2.8 Gbps data rate and 3Gbps in RSDB mode.
- 20/40/80/160 MHz channels for 2X2 5GHz and 6GHz radio, and 20MHz channels for 2X2 2.4GHz radio.
- Client MU-MIMO
- Supports PCI express revision 3.0 and power management running at Gen3 speeds.
- Real-Simultaneous dual-band (RSDB) mode support.
- Supported Partial RU(Resource Unit) in 802.11ax/be.
- Supported Multi RU in 802.11be.
- Supported Preamble Puncturing in 802.11be(BW160MHz).
- Supported non-HT(802.11a) preamble in 6GHz.

Bluetooth Key Features

- Bluetooth host digital interface:
 - HCI UART (up to 4 Mbps)
 - I2S for audio data
- Complies with Bluetooth Core Specification Version 6.0 with provisions for supporting future specifications. With Bluetooth Class 1 or Class2 transmitter operation.
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Dual-core support.
- Supports High power mode.
- Bluetooth Core Specification Version 6.0, including the following support:
 - Low energy(LE) isochronous channels
 - LE power control
 - LE enhanced connection update
 - LE channel classification
 - LE audio

IEEE 802.15.4/Thread Key Feature

- Support IEEE 802.15.4/Thread that can act as Border Router.

2. General Specification

2.1 General Specification

Model Name	AP12690_M2P
Product Description	2T2R 802.11 a/b/g/n/ac/ax/be Wi-Fi 7 + Bluetooth 6.0
Dimension	L x W : 30 x 22 (typical) mm , H : 4.38(max) mm
Wi-Fi Interface	Support PCIe V3.0 compliant and runs at Gen3 speeds
Bluetooth Interface	Peripheral UART / I2S for audio data
Operating temperature	-30°C to 75°C ^(Note)
Storage temperature	-40°C to 105°C
Humidity	Operating Humidity 10% to 95% Non-Condensing Storage Humidity 5% to 95% Non-Condensing

Note: The optimal RF performance specified in the data sheet, however, is guaranteed only -10 °C to +55 °C and 3.3V < VBAT < 4.8V without derating performance.

2.2 DC Characteristics

2.2.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
3.3Vaux	Input supply voltage	-0.5	4.5	V
WL_REG_ON	Used by PMU to power up or power down the internal regulators used by the WLAN section.	-0.5	2.07	V
BT_REG_ON	Used by PMU to power up or power down the internal regulators used by the Bluetooth section.			
Digital Bus	UART / PCM/GPIO Bus			
BT_HOST_WAKE	Bluetooth device wake-up HOST			
BT_DEV_WAKE	HOST wake-up Bluetooth device			
WL_HOST_WAKE	WLAN device wake-up HOST			
WL_DEV_WAKE	Host wake up WLAN Device			
PCIE_PERST_L	PCIe system reset			

PCIE_CLKREQ_L	PCIe clock request signal which indicates when the REFCLK to the PCIe interface can be gated.	-0.5	2.07	V
PCIE_PME_L	PCI power management event output. Used to request a change in the device or system power state. The assertion and de-assertion of this signal are asynchronous to the PCIe reference cloc	-0.5	2.07	V

Extreme caution must be exercised to prevent electrostatic discharge (ESD) damage.

Symbol	Condition	ESD Rating	Unit
ESD_HAND_HBM	Human body model (HBM)Contact discharge	2000	V
ESD_HAND_CDM	Charged device model (CDM) contact discharge	500	V

Note:ESD specifications only apply to production parts. Applicable test specifications: ANSI/ESDA S20.20 2014 JS-001-2014 and ANSI/ESDA S20.20 2014 JS-002-2014.

2.2.2 Recommended Operating Rating

Voltage rails	Min.	Typ.	Max.	Unit
3.3Vaux	-	3.3	4.2	V
WL_REG_ON	1.62	1.8	1.98	V
BT_REG_ON				
Digital Bus(PCM/UART/GPIO)				
BT_HOST_WAKE				
BT_DEV_WAKE	1.62	1.8	1.98	V
WL_HOST_WAKE				
WL_DEV_WAKE				
PCIE_PERST_L				
PCIE_CLKREQ_L				
PCIE_PME_L				

3. Wi-Fi RF Specification(TBD)

3.1 2.4GHz RF Specification(TBD)

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature		Description			
WLAN Standard		IEEE 802.11b/g/n/ac/ax/be & Wi-Fi compliant			
Frequency Range		2.400 GHz ~ 2.4835 GHz (2.4GHz ISM Band)			
Number of Channels		2.4GHz : Ch1 ~ Ch13			
Modulation		802.11b : DQPSK 、DBPSK 、CCK 802.11 g/n : OFDM /64-QAM 、16-QAM 、QPSK 、BPSK 802.11ac/ax/be : OFDM(A) /1024-QAM 、256-QAM 、64-QAM 、16-QAM 、QPSK 、BPSK			
Resource Unit		Partial RU : BW20MHz : 26T 、52T 、106T 、242T Multi RU : BW20MHz : 52T+26T 、106T+26T			
Output Power , tolerance ± 1.5 dB					
The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard					
802.11b	1Mbps	2Mbps	5.5Mbps	11Mbps	
	18	18	18	18	
802.11g	6 、9Mbps	12 、18Mbps	24Mbps	36Mbps	48Mbps
	18	17.5	17.5	17	17
	54Mbps				
	17				
802.11n 20MHz	MCS0~2	MCS3	MCS4	MCS5	MCS6
	18	17.5	17.5	17	17
	MCS7				
	16				
802.11n 20MHz	MCS0~2	MCS3	MCS4	MCS5	MCS6
	18	17.5	17.5	17	17
	MCS7	MCS7			
	16	15			
802.11ax/be 20MHz	HE0~2	HE3	HE4	HE5	HE6
	18	17.5	17.5	17	17
	HE7	HE8	HE9	HE10	HE11
	16	15	14	14	14

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

Sensitivity, tolerance ± 2 dB				
CCK modulation PER $\leq 8\%$ 、OFDM modulation PER $\leq 10\%$				
802.11b	Data Rate	Spec.(dBm)		
	1Mbps	-95		
	2Mbps	-92		
	5.5Mbps	-89		
	11Mbps	-87		
802.11g	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-91	24Mbps	-83
	9Mbps	-89	36Mbps	-80
	12Mbps	-88	48Mbps	-75
	18Mbps	-86	54Mbps	-74
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-91	MCS4	-79
	MCS1	-88	MCS5	-76
	MCS2	-86	MCS6	-73
	MCS3	-82	MCS7	-72
802.11ac_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-91	MCS4	-79
	MCS1	-88	MCS5	-76
	MCS2	-86	MCS6	-73
	MCS3	-82	MCS7	-72
			MCS8	-70
802.11ax/be_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-91	HE6	-75
	HE1	-90	HE7	-74
	HE2	-87	HE8	-70
	HE3	-85	HE9	-68
	HE4	-81		
	HE5	-77		
Maximum Input Level	802.11b : -10 dBm			
	802.11g/n/ax : -20 dBm			

3.2 5GHz RF Specification(TBD)

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature		Description			
WLAN Standard		IEEE 802.11a/n/ac/ax/be & Wi-Fi compliant			
Frequency Range		5.15~5.35GHz 、 5.47~5.725GHz 、 5.725~5.85GHz （5GHz UNII Band）			
Number of Channels		5.15~5.35GHz ： Ch36 ~ Ch64 5.47~5.725GHz ： Ch100 ~ Ch144 5.725~5.85GHz ： Ch149 ~ Ch165			
Modulation		802.11a ： OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11n ： OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11ac ： OFDM /256-QAM 、 OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11ax/be ： OFDM(A)/ 4096-QAM 、 1024-QAM 、 OFDM /256-QAM 、 OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK			
Resource Unit		Partial RU ： BW20MHz ： 26T 、 52T 、 106T 、 242T BW40MHz ： 26T 、 52T 、 106T 、 242T 、 484T BW80MHz ： 26T 、 52T 、 106T 、 242T 、 484T 、 996T BW160MHz: 26T 、 52T 、 106T 、 242T 、 484T 、 996T 、 996T+996T Multi RU ： BW20MHz ： 52T+26T 、 106T+26T BW40MHz ： 52T+26T 、 106T+26T BW80MHz ： 52T+26T 、 106T+26T 、 484T+242T BW160MHz: 484T+242T 、 966T+484T 、 966T+484T+242T Preamble Puncturing pattern: 1 、 2 、 4 、 8 (484+242 80MHz) 3 、 12 、 48 、 192(966+484 160MHz) 1 、 2 、 4 、 8 、 16 、 32 、 64 、 128(966+484+242 160MHz)			
Output Power , tolerance ± 2 dB					
The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard					
802.11a	Frequency (MHz)	6~9Mbps	12~18Mbps	24Mbps	36Mbps
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5745~5845	15	15	15	15
	Frequency (MHz)	48Mbps	54Mbps		
	5150~5350	15	15		
	5470~5725	15	15		

	5745~5845	15	15		
802.11n 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	MCS6	MCS7		
	5150~5350	15	14		
	5470~5725	15	14		
	5725~5845	15	14		
802.11n 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	MCS6	MCS7		
	5150~5350	14	14		
	5470~5725	14	14		
	5725~5845	14	14		
802.11ac 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	MCS6	MCS7	MCS8	
	5150~5350	15	14	12	
	5470~5725	15	14	12	
	5725~5845	15	14	12	
802.11ac 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5150~5350	14	14	12	10
	5470~5725	14	14	12	10
	5725~5845	14	14	12	10
802.11ac 80MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5150~5350	15	15	14.5	14.5
	5470~5725	15	15	14.5	14.5
	5725~5845	15	15	14.5	14.5

	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5150~5350	14	14	10	10
	5470~5725	14	14	10	10
	5725~5845	14	14	10	10
802.11ax 20MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	14.5	14.5	12	12
	5470~5725	14.5	14.5	12	12
	5725~5845	14.5	14.5	12	12
	Frequency (MHz)	HE10	HE11		
	5150~5350	10	10		
	5470~5725	10	10		
	5725~5845	10	10		
802.11ax 40MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	14.5	14.5	12	10
	5470~5725	14.5	14.5	12	10
	5725~5845	14.5	14.5	12	10
	Frequency (MHz)	HE10	HE11		
	5150~5350	8	8		
	5470~5725	8	8		
	5725~5845	8	8		
802.11ax 80MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	15	15	14.5	14.5
	5470~5725	15	15	14.5	14.5
	5725~5845	15	15	14.5	14.5
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	14	14	10	10
	5470~5725	14	14	10	10
	5725~5845	14	14	10	10
	Frequency (MHz)	HE10	HE11		

	5150~5350	8	8		
	5470~5725	8	8		
	5725~5845	8	8		
802.11ax 160MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5150~5350	15	15	14	14
	5470~5725	15	15	14	14
	5725~5845	15	15	14	14
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5150~5350	13	13	10	10
	5470~5725	13	13	10	10
	5725~5845	13	13	10	10
	Frequency (MHz)	HE10	HE11		
	5150~5350	7	6.5		
	5470~5725	7	6.5		
	5725~5845	7	6.5		
802.11be 20MHz	Frequency (MHz)	EHT0~2	EHT3	EHT4	EHT5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	EHT6	EHT7	EHT8	EHT9
	5150~5350	14.5	14.5	12	12
	5470~5725	14.5	14.5	12	12
	5725~5845	14.5	14.5	12	12
	Frequency (MHz)	EHT0	EHT11	EHT12	EHT13
	5150~5350	10	10	9	8
	5470~5725	10	10	9	8
	5725~5845	10	10	9	8
802.11be 40MHz	Frequency (MHz)	EHT0~2	EHT3	EHT4	EHT5
	5150~5350	15	15	15	15
	5470~5725	15	15	15	15
	5725~5845	15	15	15	15
	Frequency (MHz)	EHT6	EHT7	EHT8	EHT9
	5150~5350	14.5	14.5	12	10
	5470~5725	14.5	14.5	12	10
	5725~5845	14.5	14.5	12	10
	Frequency (MHz)	EHT0	EHT11	EHT12	EHT13
	5150~5350	8	8	7	6

	5470~5725	8	8	7	6
	5725~5845	8	8	7	6
802.11be 80MHz	Frequency (MHz)	EHT0~2	EHT3	EHT4	EHT5
	5150~5350	15	15	14.5	14.5
	5470~5725	15	15	14.5	14.5
	5725~5845	15	15	14.5	14.5
	Frequency (MHz)	EHT6	EHT7	EHT8	EHT9
	5150~5350	14	14	10	10
	5470~5725	14	14	10	10
	5725~5845	14	14	10	10
	Frequency (MHz)	EHT0	EHT11	EHT12	EHT13
	5150~5350	8	8	7	6
	5470~5725	8	8	7	6
	5725~5845	8	8	7	6
802.11be 160MHz	Frequency (MHz)	EHT0~2	EHT3	EHT4	EHT5
	5150~5350	15	15	14.5	14.5
	5470~5725	15	15	14.5	14.5
	5725~5845	15	15	14.5	14.5
	Frequency (MHz)	EHT6	EHT7	EHT8	EHT9
	5150~5350	14	14	10	10
	5470~5725	14	14	10	10
	5725~5845	14	14	10	10
	Frequency (MHz)	EHT0	EHT11	EHT12	EHT13
	5150~5350	7	7	6	5
	5470~5725	7	7	6	5
	5725~5845	7	7	6	5

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

Sensitivity, tolerance ± 2 dB , OFDM modulation PER $\leq 10\%$				
802.11a	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-91	24Mbps	-83
	9Mbps	-89	36Mbps	-79
	12Mbps	-88	48Mbps	-75
	18Mbps	-86	54Mbps	-74
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-91	MCS4	-79
	MCS1	-88	MCS5	-75

	MCS2	-86	MCS6	-73
	MCS3	-82	MCS7	-72
802.11n_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS4	-76
	MCS1	-85	MCS5	-72
	MCS2	-83	MCS6	-71
	MCS3	-80	MCS7	-69
802.11ac_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-91	MCS5	-75
	MCS1	-88	MCS6	-73
	MCS2	-85	MCS7	-72
	MCS3	-82	MCS8	-68
	MCS4	-79		
802.11ac_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS5	-72
	MCS1	-85	MCS6	-71
	MCS2	-83	MCS7	-69
	MCS3	-80	MCS8	-65
	MCS4	-76	MCS9	-63
802.11ac_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-85	MCS5	-69
	MCS1	-82	MCS6	-67
	MCS2	-79	MCS7	-66
	MCS3	-76	MCS8	-62
	MCS4	-73	MCS9	-60
802.11ax_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-91	HE6	-75
	HE1	-90	HE7	-73
	HE2	-87	HE8	-70
	HE3	-84	HE9	-68
	HE4	-81	HE10	-64
	HE5	-76	HE11	-62
802.11ax_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-89	HE6	-72
	HE1	-87	HE7	-70
	HE2	-84	HE8	-67
	HE3	-82	HE9	-65

	HE4	-78	HE10	-62
	HE5	-74	HE11	-59
802.11ax_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-85	HE6	-68
	HE1	-84	HE7	-67
	HE2	-81	HE8	-63
	HE3	-78	HE9	-61
	HE4	-74	HE10	-58
	HE5	-70	HE11	-55
802.11ax_160MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-85	HE6	-68
	HE1	-84	HE7	-67
	HE2	-81	HE8	-63
	HE3	-78	HE9	-61
	HE4	-74	HE10	-58
	HE5	-70	HE11	-55
802.11be_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-91	HE6	-75
	HE1	-90	HE7	-73
	HE2	-87	HE8	-70
	HE3	-84	HE9	-68
	HE4	-81	HE10	-64
	HE5	-76	HE11	-62
	HE12		HE13	
802.11be_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-89	HE6	-72
	HE1	-87	HE7	-70
	HE2	-84	HE8	-67
	HE3	-82	HE9	-65
	HE4	-78	HE10	-62
	HE5	-74	HE11	-59
	HE12		HE13	
802.11be_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-85	HE6	-68
	HE1	-84	HE7	-67
	HE2	-81	HE8	-63
	HE3	-78	HE9	-61

	HE4	-74	HE10	-58
	HE5	-70	HE11	-55
	HE12		HE13	
802.11be_160MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-85	HE6	-68
	HE1	-84	HE7	-67
	HE2	-81	HE8	-63
	HE3	-78	HE9	-61
	HE4	-74	HE10	-58
	HE5	-70	HE11	-55
	HE12		HE13	
Maximum Input Level	802.11a/n/ac/ax/be : -30 dBm			

3.3 6GHz RF Specification(TBD)

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature	Description
WLAN Standard	IEEE 802.11ax/be Non-HT(802.11a) preamble for ack/beacon
Frequency Range	5.925 ~ 7.125GHz
Number of Channels	5955~5415MHz : 6G1 ~ 6G93 、 6435~6515MHz : 6G97 ~ 6G113 6535~6855MHz : 6G117 ~ 6G181 、 6875~7115MHz : 6G185 ~ 6G233
Modulation	802.11ax/be : OFDM(A) /4096-QAM 、 1024-QAM 、 256-QAM 、 64-QAM 、 16-QAM 、 QPSK 、 BPSK
Resource Unit	Partial RU : BW20MHz : 26T 、 52T 、 106T 、 242T BW40MHz : 26T 、 52T 、 106T 、 242T 、 484T BW80MHz : 26T 、 52T 、 106T 、 242T 、 484T 、 996T BW160MHz: 26T 、 52T 、 106T 、 242T 、 484T 、 996T 、 996T+996T Multi RU : BW20MHz : 52T+26T 、 106T+26T BW40MHz : 52T+26T 、 106T+26T BW80MHz : 52T+26T 、 106T+26T 、 484T+242T BW160MHz: 484T+242T 、 966T+484T 、 966T+484T+242T Preamble Puncturing pattern: 1 、 2 、 4 、 8 (484+242 80MHz)

3、12、48、192(966+484 160MHz)
 1、2、4、8、16、32、64、128(966+484+242 160MHz)

Output Power(dBm) , tolerance ± 2 dB

The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard

802.11ax 20MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	14	14	13.5	13.5
	6435~6515	14	14	13.5	13.5
	6535~6855	14	14	13.5	13.5
	6875~7115	12	12	12	12
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	13.5	12.5	10.5	10.5
	6435~6515	13.5	12.5	10.5	10.5
	6535~6855	13.5	12.5	10.5	10.5
	6875~7115	12	12	10.5	10.5
	Frequency (MHz)	HE10	HE11		
	5955~5415	9.5	9.5		
	6435~6515	9.5	9.5		
	6535~6855	9.5	9.5		
	6875~7115	9.5	9.5		
802.11ax 40MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	14	14	13	13
	6435~6515	14	14	13	13
	6535~6855	14	14	13	13
	6875~7115	12	12	12	12
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	12.5	12.5	11	9
	6435~6515	12.5	12.5	11	9
	6535~6855	12.5	12.5	11	9
	6875~7115	12	12	11	9
	Frequency (MHz)	HE10	HE11		
	5955~5415	8	8		
	6435~6515	8	8		
	6535~6855	8	8		
	6875~7115	8	8		
802.11ax 80MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	14	14	13	13

	6435~6515	14	14	13	13
	6535~6855	14	14	13	13
	6875~7115	12	12	12	12
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	12.5	12.5	10	9
	6435~6515	12.5	12.5	10	9
	6535~6855	12.5	12.5	10	9
	6875~7115	12	12	10	9
	Frequency (MHz)	HE10	HE11		
	5955~5415	8	8		
	6435~6515	8	8		
	6535~6855	8	8		
	6875~7115	8	8		
802.11ax 160MHz	Frequency (MHz)	HE0~2	HE3	HE4	HE5
	5955~5415	14	14	13	13
	6435~6515	14	14	13	13
	6535~6855	14	14	13	13
	6875~7115	12	12	12	12
	Frequency (MHz)	HE6	HE7	HE8	HE9
	5955~5415	12.5	12.5	10	9
	6435~6515	12.5	12.5	10	9
	6535~6855	12.5	12.5	10	9
	6875~7115	12	12	10	9
	Frequency (MHz)	HE10	HE11		
	5955~5415	8	8		
	6435~6515	8	8		
	6535~6855	8	8		
	6875~7115	8	8		
802.11be 20MHz	Frequency (MHz)	EHT0~2	EHT 3	EHT 4	EHT 5
	5955~5415	14	14	13.5	13.5
	6435~6515	14	14	13.5	13.5
	6535~6855	14	14	13.5	13.5
	6875~7115	14	14	13.5	13.5
	Frequency (MHz)	EHT 6	EHT 7	EHT 8	EHT 9
	5955~5415	13.5	12.5	10.5	10.5
	6435~6515	13.5	12.5	10.5	10.5
	6535~6855	13.5	12.5	10.5	10.5

	6875~7115	13.5	12.5	10.5	10.5
	Frequency (MHz)	EHT 10	EHT 11	EHT12	EHT13
	5955~5415	8.5	8.5	7.5	7.5
	6435~6515	8.5	8.5	7.5	7.5
	6535~6855	8.5	8.5	7.5	7.5
	6875~7115	8.5	8.5	7.5	7.5
802.11be 40MHz	Frequency (MHz)	EHT0~2	EHT 3	EHT 4	EHT 5
	5955~5415	14	14	13	13
	6435~6515	14	14	13	13
	6535~6855	14	14	13	13
	6875~7115	14	14	13	13
	Frequency (MHz)	EHT 6	EHT 7	EHT 8	EHT 9
	5955~5415	13.5	12.5	10.5	10.5
	6435~6515	13.5	12.5	10.5	10.5
	6535~6855	13.5	12.5	10.5	10.5
	6875~7115	13.5	12.5	10.5	10.5
	Frequency (MHz)	EHT 10	EHT 11	EHT12	EHT13
	5955~5415	8.5	8.5	7.5	7.5
	6435~6515	8.5	8.5	7.5	7.5
	6535~6855	8.5	8.5	7.5	7.5
	6875~7115	8.5	8.5	7.5	7.5
802.11be 80MHz	Frequency (MHz)	EHT0~2	EHT 3	EHT 4	EHT 5
	5955~5415	14	14	13	13
	6435~6515	14	14	13	13
	6535~6855	14	14	13	13
	6875~7115	14	14	13	13
	Frequency (MHz)	EHT 6	EHT 7	EHT 8	EHT 9
	5955~5415	13.5	12.5	10.5	10.5
	6435~6515	13.5	12.5	10.5	10.5
	6535~6855	13.5	12.5	10.5	10.5
	6875~7115	13.5	12.5	10.5	10.5
	Frequency (MHz)	EHT 10	EHT 11	EHT12	EHT13
	5955~5415	8	8	7	6.5
	6435~6515	8	8	7	6.5
	6535~6855	8	8	7	6.5
	6875~7115	8	8	7	6.5
	Frequency (MHz)	EHT0~2	EHT 3	EHT 4	EHT 5

802.11be 160MHz	5955~5415	14	14	13	13
	6435~6515	14	14	13	13
	6535~6855	14	14	13	13
	6875~7115	14	14	13	13
	Frequency (MHz)	EHT 6	EHT 7	EHT 8	EHT 9
	5955~5415	13.5	12.5	10.5	10
	6435~6515	13.5	12.5	10.5	10
	6535~6855	13.5	12.5	10.5	10
	6875~7115	13.5	12.5	10.5	10
	Frequency (MHz)	EHT 10	EHT 11	EHT12	EHT13
	5955~5415	7	7	6	5.5
	6435~6515	7	7	6	5.5
	6535~6855	7	7	6	5.5
	6875~7115	7	7	6	5.5

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

Sensitivity, tolerance ± 2 dB, OFDM modulation PER $\leq 10\%$

802.11ax_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-86	HE6	-70
	HE1	-84	HE7	-68
	HE2	-81	HE8	-64
	HE3	-79	HE9	-62
	HE4	-75	HE10	-59
	HE5	-72	HE11	-56
802.11ax_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-85	HE6	-68
	HE1	-83	HE7	-67
	HE2	-80	HE8	-63
	HE3	-77	HE9	-61
	HE4	-74	HE10	-58
	HE5	-70	HE11	-55
802.11ax_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-82	HE6	-65
	HE1	-80	HE7	-64
	HE2	-77	HE8	-60

	HE3	-75	HE9	-58
	HE4	-71	HE10	-55
	HE5	-67	HE11	-53
802.11ax_160MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	HE0	-82	HE6	-65
	HE1	-80	HE7	-64
	HE2	-77	HE8	-60
	HE3	-75	HE9	-58
	HE4	-71	HE10	-55
	HE5	-67	HE11	-53
802.11be_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	EHT0	-86	EHT 7	-68
	EHT 1	-84	EHT 8	-64
	EHT 2	-81	EHT 9	-62
	EHT 3	-79	EHT 10	-59
	EHT4	-75	EHT 11	-56
	EHT 5	-72	EHT 12	-56
	EHT6		EHT13	
802.11be_40MHz	EHT0	-85	EHT 7	-67
	EHT 1	-83	EHT 8	-63
	EHT 2	-80	EHT 9	-61
	EHT 3	-77	EHT 10	-58
	EHT4	-74	EHT 11	-55
	EHT 5	-70	EHT 12	
	EHT6	-68	EHT13	
802.11be_80MHz	EHT0	-82	EHT 7	-64
	EHT 1	-80	EHT 8	-60
	EHT 2	-77	EHT 9	-58
	EHT 3	-75	EHT 10	-55
	EHT4	-71	EHT 11	-53
	EHT 5	-67	EHT 12	
	EHT6	-65	EHT13	
802.11be_160MHz	EHT0	-82	EHT 7	-64
	EHT 1	-80	EHT 8	-60
	EHT 2	-77	EHT 9	-58
	EHT 3	-75	EHT 10	-55
	EHT4	-71	EHT 11	-53

	EHT 5	-67	EHT 12	
	EHT6	-65	EHT13	
Maximum Input Level	802.11ax/be : -30dBm			

4. Bluetooth Specification(TBD)

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature	Description	
General Specification		
Bluetooth Standard	BDR、EDR(2Mbps & 3Mbps)、LE(1/2Mbps)、LELR(128/512Kbps)	
Host Interface	UART	
Frequency Band	2402 MHz ~ 2480 MHz	
Number of Channels	79 channels for classic、40 channels for BLE	
Modulation	GFSK, $\pi/4$ -DQPSK, 8DPSK	
RF Specification		
Output Power, tolerance ± 2 dB		
	Middle Power (dBm)	High Power(dBm)
BDR Output Power	6	17
EDR Output Power	6	14
BLE Output Power	6	17
Sensitivity, tolerance ± 2 dB		
Sensitivity @ BER=0.1% for GFSK (1Mbps)	-88 dBm	
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)	-91 dBm	
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)	-85 dBm	
Sensitivity @ PER=30.8% for LE (1Mbps)	-90 dBm	
Sensitivity @ PER=30.8% for 2LE (2Mbps)	-91dBm	
Sensitivity @ PER=30.8% for LELR (125Kbps)	-102 dBm	
Sensitivity @ PER=30.8% for LELR (500Kbps)	-96 dBm	
Maximum Input Level	GFSK (1Mbps):-20dBm	
	$\pi/4$ -DQPSK (2Mbps) :-20dBm	

8DPSK (3Mbps) :-20dBm

Note* : The Bluetooth BDR output power is able to be configured by firmware (hcd file).

5. IEEE 802.15.4 Specification(TBD)

Conditions : VBAT=3.3V ; VDDIO=1.8V ; Temp:25°C

Feature	Description
General Specification	
Zigbee Standard	IEEE 802.15.4
Host Interface	UART
Frequency Band	2405 MHz ~ 2480 MHz
Number of Channels	16 channels(channel 11~channel 26)
Channel list	2405(ch11) 、 2410(ch12)... 、 2480(ch26)
Modulation	OQPSK(250kbps)
RF Specification	
Output Power , tolerance ± 2 dB	
	dBm
OQPSK Output Power*	10
Sensitivity, tolerance ± 2 dB	
Sensitivity @ PER=1% for 250kbps OQPSK	-101 dBm

Note* : The output power is able to be configured by firmware (hcd file).

6.1 Pin Outline



6.2 Pin Assignment

NO	Name	Type	Description
TOP			
1	GND	G	Ground connections
3	NC	—	No connect
5	NC	—	No connect
7	GND	G	Ground connections
9	NC	—	No connect
11	NC	—	No connect
13	NC	—	No connect
15	NC	—	No connect
17	NC	—	No connect
19	NC	—	No connect
21	NC	—	No connect
23	NC	—	No connect
	Module Key	—	Mechanical Key
	Module Key	—	Mechanical Key
	Module Key	—	Mechanical Key
	Module Key	—	Mechanical Key
33	GND	G	Ground connections
35	PCIE_RX_M	I	WLAN PCI Express® interface Receiver differential pair (×1 lane)_Negative
37	PCIE_RX_P	I	WLAN PCI Express® interface Receiver differential pair (×1 lane)_Positive
39	GND	G	Ground connections
41	PCIE_TX_M	O	WLAN PCI Express® interface Transmitter differential pair (×1 lane)_Negative
43	PCIE_TX_P	O	WLAN PCI Express® interface Transmitter differential pair (×1 lane)_Positive
45	GND	G	Ground connections
47	PCIE_REFCLK_M	I	WLAN PCI Express® interface PCIe differential clock inputs (Negative). 100MHz differential.
49	PCIE_REFCLK_P	I	WLAN PCI Express® interface PCIe differential clock inputs (Positive). 100MHz


			differential.
51	GND	G	Ground connections
53	PCIE_CLKREQ_L	OD	PCIe clock request signal which indicates when the REFCLK to the PCIe interface can be gated. 1 = the clock can be gated. 0 = the clock is required. PCIE_CLKREQ_L is supplied by VDDIO_LV, which can be 1.8V.
55	PCIE_PME_L	OD	PCI power management event output. Used to request a change in the device or system power state. The assertion and de-assertion of this signal are asynchronous to the PCIe reference clock. This signal has an open-drain output structure, as per the PCI Bus Local Bus Specification, revision 2.3.
57	GND	G	Ground connections
59	NC	—	No connect
61	NC	—	No connect
63	GND	G	Ground connections
65	NC	—	No connect
67	NC	—	No connect
69	GND	G	Ground connections
71	NC	—	No connect
73	NC	—	No connect
75	GND	G	Ground connections
BOTTOM			
2	3.3V	P	VDD system power supply input
4	3.3V	P	VDD system power supply input
6	NC	—	No connect
8	BT_I2S_CLK	I/O	Bluetooth® I2S I2S Clock; can be an output (master) or an input (non master)
10	BT_I2S_WS	I/O	Bluetooth® I2S I2S Word Select (WS); can be an output (master) or an input (non master)
12	BT_I2S_DO	I/O	Bluetooth® I2S I2S data output
14	BT_I2S_DI	I/O	Bluetooth® I2S I2S data input

16	NC	—	No connect
18	GND	G	Ground connections
20	BT_HOST_WAKE (1.8V)	O	Bluetooth wake up Host
22	BT_UART_TXD	O	Bluetooth® UART UART serial output. Serial data output for the HCI UART interface.
	Module Key	—	Mechanical Key
	Module Key	—	Mechanical Key
	Module Key	—	Mechanical Key
	Module Key	—	Mechanical Key
32	BT_UART_RXD	I	Bluetooth® UART UART serial input. Serial data input for the HCI UART interface.
34	BT_UART_RTS_N	O	Bluetooth® UART UART request-to-send. Active low request-to-send signal for the HCI UART interface. BT LED control pin.
36	BT_UART_CTS_N	I	Bluetooth® UART UART clear-to-send. Active low clear-to-send signal for the HCI UART interface.
38	BT_DEV_WAKE (1.8V)	I	HOST wake-up Bluetooth device
40	WL_HOST_WAKE	O	Programmable GPIO_0 pin / WLAN wake up host
42	WL_DEV_WAKE	I	Programmable GPIO_1 pin / Host wake up WLAN device
44	GPIO_2	I/O	Programmable GPIO_2 pin
46	GPIO_3	I/O	Programmable GPIO_3 pin
48	GPIO_5	I/O	Programmable GPIO_5 pin
50	LPO_IN	I	External Low Power Clock input (32.768KHz)
52	PCIE_PERST_L	I (PU)	PCIe system reset. This input is the PCIe reset as defined in the PCIe base specification version 1.1. PERST_L is supplied by VDDIO_LV, which can be 1.8V.
54	BT_REG_ON	I	When a PCIe host is shared between the WLAN and BT subsystems, BT_REG_ON is not used and must be driven low or left floating.
56	WL_REG_ON	I	When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 100k ohm pull-down resistor

			that is auto enabled and disabled when the input is low and high, respectively.
58	NC	—	No connect
60	NC	—	No connect
62	NC	—	No connect
64	WL_DBG_UART_RX	I/O	Programmable GPIO_10 pin UART Serial data input for the WLAN debug.
66	WL_DBG_UART_TX	I/O	Programmable GPIO_11 pin UART Serial data output for the WLAN debug.
68	NC	—	No connect
70	NC	—	No connect
72	3.3V	P	VDD system power supply input
74	3.3V	P	VDD system power supply input


7. Dimensions

7.1 Module Physical Dimensions




7.2 RF Coaxial Connector

(Unit: mm)




7.3 Socket Dimension



Height	A (MAX)	B (MAX)
H2.3	2.25	0.41
H2.5	2.45	0.61
H2.8	2.75	0.89
H3.2	3.20	1.54
H4.2	4.20	2.54

ALL DIMENSIONS mm

7.4 Reference Design



8. Host Interface Timing Diagram


8.1 Reset and Regulator Control Signals Sequencing

The module has signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.

Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing value indicated are minimum required values: longer delays are also acceptable.

- **WL_REG_ON:** This signal is used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled.
- **BT_REG_ON:** This signal is used by the PMU to decide whether or not to power down the internal regulators. If BT_REG_ON and WL_REG_ON are low, the regulators will be disabled.
- It suggests customers connect WL_REG_ON and BT_REG_ON to GPIOs for control, otherwise unexpected errors may occur when boot-up the device.
- In the figure, The VDDIO power supply has been included in the module. When VBAT is power-up, VDDIO will rise to high level after 15 ms.
- The module main chip has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating PCIe accesses.


Note: The VBAT and VDDIO 10%–90% rise-times slopes must be greater than 50 $\mu\text{s}/\text{V}$.



***Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 $\mu\text{s}/\text{V}$.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN Is ON, Bluetooth Is ON



***Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 $\mu\text{s/V}$.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.


WLAN Is OFF, Bluetooth Is OFF



***Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 $\mu\text{s/V}$.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

WLAN Is ON, Bluetooth Is OFF




***Notes:**

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 $\mu\text{s/V}$.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

WLAN Is OFF, Bluetooth Is ON


8.2 WL_REG_ON and BT_REG_ON De-assertion Durations



WL_REG_ON and BT_REG_ON De-assertion Durations for Various Reset Scenarios

8.3 Start-Up Sequences

The following figure shows the WLAN subsystem start-up sequence and Start-up Sequence—BT Subsystem, shows the Bluetooth subsystem start-up sequence.



Notes:

1. The VBAT and VDDIO 10%–90% rise-time slopes must be greater than 50 microseconds/V.
2. VBAT should be up before or at the same time as VDDIO. VDDIO should not be present first or be held high before VBAT is high.
3. LPO_IN must start on or after VDDIO assertion and before WL_REG_ON assertion.

Start-Up Sequence

The following figure shows the BT subsystem startup sequence. The following information applies to the startup sequence:


The BT_REG_ON low-to-high transition starts BT subsystem initialization. BT_REG_ON will be ignored while VDDIO is low.

The external LPO clock (LPO_IN), if used, must be present before BT_REG_ON assertion.

To initiate UART communication, the host must assert BT_UART_CTS_N low, which it can do at any time.

To enable UART communication, the BT subsystem must assert BT_UART_RTS_N low, which it can't do until after:

- It has completed its initialization, and
- It has detected BT_UART_CTS_N low assertion.



Startup Sequence—BT Subsystem


Note: Regarding Startup Sequence—BT Subsystem Figure:

1. Although not shown, VBAT must be present.
2. The time axis (x-axis) is not to scale.

3. The assertion of BT_REG_ON is dependent on the completion of WLAN firmware initialization
4. If BT_UART_CTS_N is asserted before the BT subsystem finishes its initialization sequence, then UART communication can begin very shortly after BT subsystem initialization. If BT_UART_CTS_N is asserted after the BT subsystem finishes its initialization sequence, then UART communication can begin within 12.5 ms of BT_UART_CTS_N assertion; that is, the BT subsystem will assert BT_UART_RTS_N within 12.5 ms of BT_UART_CTS_N assertion.

8.4 Power-Down Sequence—Dedicated WLAN PCIe Host and BT UART


Host



8.5 PCIe Interface Description

The PCI Express (PCIe) core on the AP12690_M2P is a high-performance serial I/O interconnect that is protocol compliant and electrically compatible with the PCI Express Base Specification v3.0 running at Gen3 speeds.

PCIe Power-On Timing



Timing Parameter	Notes	Value ^a	Unit
$T_{vddio2region}$	—	0.1	ms
$T_{region2cold_st}$	3.4 ms + 162 instruction-level parallelism (ILP) cycles	10.13	ms
T_{cold_st2por}	54 ILP cycles	2.24	ms
$T_{crystalavail}$	509 ILP cycles	21.17	ms
$T_{perst2firstconfig}$	—	6.0	ms
$T_{vddioon2firstconfig}$	$T_{vddio2region} + T_{region2cold_st} + T_{crystalavail} + T_{perst2firstconfig}$	37.4 ^b	ms
$T_{region2cold_st (warm)}$	162 ILP cycles	6.73	ms

a. The time values assume an ILP tolerance of $\pm 30\%$.

b. With VDDIO as a reference, 37.4 ms is the minimum system wait time before issuing the first configuration access.

8.6 I2S Interface Description

The AP12690_M2P has an I2S digital audio port for Bluetooth audio. The interface supports:

- A maximum 96 kHz audio rate for 32-bit samples (16-bit left-channel and 16-bit right-channel samples).
- Simultaneous transmission and reception.
- Half-duplex operation on a single data pin.
- Clock master and non-master modes.

BT_I2S_CLK and BT_I2S_WS become outputs in master mode and inputs otherwise, whereas BT_I2S_DO is always an output. The channel word length is 16 bits, and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I2S bus, in accordance with the I2S specification. The MSB of each data word is transmitted one bit clock cycle after the BT_I2S_WS transition, synchronous with the falling edge of the bit clock. Left-channel data is transmitted when BT_I2S_WS is low, and right-channel data is transmitted when BT_I2S_WS is high. Data bits sent by the AP12690_M2P are synchronized with the falling edge of BT_I2S_CLK and should be sampled by the receiver on the rising edge of BT_I2S_CLK.


When configured for master clock mode, the master clock is generated from the input reference clock using an N/M clock divider.

	Transmitter				Receiver				Notes
	Lower Limit		Upper Limit		Lower Limit		Upper Limit		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock period T	T _{tr}	—	—	—	T _r	—	—	—	a
Master Mode: Clock Generated by Transmitter or Receiver									
HIGH t _{HC}	0.35T _{tr}	—	—	—	0.35T _{tr}	—	—	—	b
LOW t _{LC}	0.35T _{tr}	—	—	—	0.35T _{tr}	—	—	—	b
Non-Master Mode: Clock Accepted by Transmitter or Receiver									
HIGH t _{HC}	—	0.35T _{tr}	—	—	—	0.35T _{tr}	—	—	c
LOW t _{LC}	—	0.35T _{tr}	—	—	—	0.35T _{tr}	—	—	c
Rise time t _{RC}	—	—	0.15T _{tr}	—	—	—	—	—	d
Transmitter									
Delay t _{dtr}	—	—	—	0.8T	—	—	—	—	e
Hold time t _{htr}	0	—	—	—	—	—	—	—	d
Receiver									
Setup time t _{sr}	—	—	—	—	—	0.2T _r	—	—	f
Hold time t _{hr}	—	—	—	—	—	0	—	—	f

- The system clock period T must be greater than T_{tr} and T_r because both the transmitter and receiver have to be able to handle the data transfer rate.
- At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t_{HC} and t_{LC} are specified with respect to T .
- In non-master mode, the transmitter and receiver need a clock signal with minimum high and low periods so that they can detect the signal. So long as the minimum periods are greater than $0.35T_r$, any clock that meets the requirements can be used.
- Because the delay (t_{dtr}) and the maximum transmitter speed (defined by T_{tr}) are related, a fast transmitter driven by a slow clock edge can result in t_{dtr} not exceeding t_{RC} which means t_{thr} becomes zero or negative. Therefore, the transmitter has to guarantee that t_{thr} is greater than or equal to zero, so long as the clock rise-time t_{RC} is not more than t_{RCmax} , where t_{RCmax} is not less than $0.15T_{tr}$.
- To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T , always giving the receiver sufficient setup time.
- The data setup and hold time must not be less than the specified receiver setup and hold time.

Note: The time periods specified in Figure, I2S Transmitter Timing, and Figure, I2S Receiver Timing, are defined by the transmitter speed. The receiver specifications must match the transmitter performance.

Figure, I2S Transmitter Timing




T = Clock period

T_{tr} = Minimum allowed clock period for transmitter

$T = T_{tr}$

* t_{RC} is only relevant for transmitters not in master mode.

Figure, I2S Receiver Timing



T = Clock period
 T_r = Minimum allowed clock period for transmitter
 $T > T_r$

8.7 UART Interface Description

The AP12690_M2P UART host interface is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

The UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 5.4 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 K baud.

The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification (Three wire UART Transport Layer). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.

The AP12690_M2P UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The AP12690_M2P UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within $\pm 2\%$.

Figure. UART Timing





Table UART Timing Specifications


Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	Delay time, BT_UART_CTS_N low to BT_UART_TXD valid	—	—	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	—	—	0.5	Bit periods
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high	—	—	0.5	Bit periods

9. Package Information

9.1 Module Label



9.2 Packing

Items	Photo	Description
1		Tray plate base and cover
2		Bubble wrap must cover the tray pallet
3		Inner box (Box) Quantity: 100pcs/box

4	(1T)PKG S/N: XPKGYMMDDnnnnn   PO: NA  (P)Model Name: XXXXXXXXXX  (1P)P/N: XXX-XXX-XXXXR  51P P/N: NA  (L)Lot Code: XXXXXXXX  (D)Date Code: YYYY  (Q)Quantity: QQQ  Product size: LxWmm MSL:NA Made in XXXXX RoHS H/F	Inner box (Box) label The label content includes barcode
5		4 inner boxes per outer box (Carton) Quantity: 400pcs/outer box (Carton)
6		Outer box (Carton) Quantity: 400pcs/outer box (Carton)
7	AMPAK Technology Inc. (1T)Carton No: CTYYMMDDXXXXXX   PO: NA  (P)Model Name: XXXXXXXXXX  (1P)P/N: XXX-XXX-XXXXR  51P P/N: NA  (LD)Lot D/C: XPKGYMMDDnnnnn XXXXXXXX YYYY QQQ     XPKGYMMDDnnnnn XXXXXXXX YYYY QQQ     XPKGYMMDDnnnnn XXXXXXXX YYYY QQQ     XPKGYMMDDnnnnn XXXXXXXX YYYY QQQ     (Q)Quantity: QQQ  Manufacture: YYYY/MM/DD  Product size: LxWmm MSL:NA Made in XXXXX RoHS H/F	Outer box (Carton) label The label content includes barcode

